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Abstract

space allocation strategy. Another implementation [4] used varying number of processors. In
this paper we propose parallel implementations
of a recent algorithm based on boolean satisfiability [5]. The main idea of this algorithm can
be summarized as follows.

Recently, Larrabee proposed a sequential test
generation algorithm for combinational circuits
based on boolean satisfiability and presented results on benchmark circuits in support of the viability of this approach. Parallel implementations
of test generation algorithms are attractive in
view of the known difficulty (NP-completeness)
of the problem. In this paper we suggest parallel versions of Larrabee’s algorithm, suitable for
implementation on shared-memory and messagepassing multicomputer s.

1

A circuit is modeled as a directed acyclic graph
with each node representing a gate or a fanout
point. With each gate, we associate a logic formula or a clause, in 3-element conjunctive normal form, or 3CNF. This logic formula is true if,
and only if, the variables representing the gate’s
inputs and output take values consistent with its
truth table. We obtain a formula for the entire
circuit by logically ANDing the formulas for individual gates. This formula can easily be derived by traversing the circuit graph from primary outputs and forming the AND or conjunction of formulas of all nodes visited. It describes
the fault-free circuit output, that will be true
when variables are assigned values that are consistent with the truth tables of the logic gates.
A faulty circuit is represented by a copy of the
fault-free circuit with renamed variables for the
wires affected by the fault. A formula describing
the faulty circuit output in terms of the primary
inputs is obtained. The Boolean difference with
respect to the fault is defined as the XOR of unfaulted circuit output and its faulted circuit output [SI. Figure 1 shows an example circuit and
Figure 2 shows XORing of the good and faulty
circuits for a fault on line D. A composite formula
for the combined circuit is constructed by taking
the conjunction of the good circuit formula and
the faulty circuit formula together with the XOR

Introduction

For a given logic circuit, a test pattern generator produces a set of input patterns that cause
Werent responses from the faulty and fault-free
circuits. These test pattern generators search for
a solution in the input space and the worst-case
search complexity is exponential in the number
of primary inputs. AU the well-known test pattern generators are topology based (e.g. [l] [2]).
For circuits of VLSI complexity, most of their
time is apt to be spent on a relatively smallnumber of hard-to-detect (HTD) faults. Multiprocessors have been tried in an attempt to speed up
the solution.

A well known test generation algorithm, PODEM, was recently implemented [3] on a 16 processor iPSC/2 hypercube with a dynamic search
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Figure 2: XORing of the Faulty and the Good
Circuit to derive the Boolean Difference Formula

Figure 1: An Example Circuit

gate. We call this the Boolean difference formula. A conflict-free assignment of values to the
variables in the Boolean difference formula results in the output (Boolean difference) of the
composite circuit to be a logical one or TRUE.
This is known as the Boolean satisiiability condition. The values assigned to the primary inputs in this assignment are a test for the fault in
question. Although the Boolean difference formula embodies all tests that distinguish between
the fault-free and faulty circuits, any one of them
suffices as a test.

The problem of test generation is known to be
NP-complete [7]as is the problem of satisfying
3CNF [8]. Thus, the above formulation of test
generation as a satisfiability problem, may be
said to provide just a different view of a difficult
problem. However, the satisfiability formulation
suggests a solution method which is not readily
apparent from the circuit topology. It is based
on the observation that at least two thirds of the
clauses generated for the Boolean difference of a
combinational circuit have only two literals, i.e.,
they are 2CNF clauses. Further, finding a satisfying solution to 2CNF (a 2SAT solution) can
be carried out in linear time [9]. Hence Larrabee
suggested the following approach to test generation: generate 2SAT solutions to the Boolean
difference formula in some fixed order until one
is found which also satisfies the 3CNF clauses
(i.e. is a S A T ) . Since there may be an exponential number of 2SAT solutions to try, heuristics
are employed to speed up the search for one that
is also a 3SAT.

A circuit with n outputs will generate n Boolean
difference formulas. For detecting a given fault,
at least one of these formulas should be satisfied. If none can be satisfied the fault is declared
undetectable or redundant.
The problem of test generation is thus translated
to a problem of assigning true and false values to
circuit variables so that the Boolean difference
formula is satisfied. In other words, suitable assignment will ensure that none of the constituent
clauses reduce to false.
70
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Figure 3: Implication Graph for the circuit in figure 2

The sequential algorithm, described below, incorporates this idea and forms the basis for our
parallel implementation. It is a variation of the
original algorithm due to Larrabee [5]. The parallel algorithm would normally be used a s the
second part of a test generation system, where
tests may be attempted only for hard-to-detect
faults. The first part of test pattern generation
filters out easier to detect faults using one of the
standard test generation algorithm, such as PODEM,using a small backtrack limit (say, 25).

2

be satisfied. The strongly connected components
can be collapsed in a preprocessing phase such
that there is no cycle in the graph. A strongly
connected component represents variables in an
equivalence class that must all be assigned the
same value. If a strongly connected component
contains both a literal and its negation, the formula is not satisfiable since it introduces an edge
that leads from a node assigned true to a node
assigned false.
Our sequential algorithm for boolean satisfiability is shown in Figure 4, where additions to
Larrabee's original algorithm are shown within
dotted lines. We will first describe the original
algorithm. It assumes that the 2CNF variables
have been ordered and placed in the array V in
a preprocessing phase. An index i points to the
first unbound variable in the array, and the variable d i t keeps track of whether or not we are
backtracking. In the forward direction, each iteration through the loop is made either in the
forward or in the backtracking direction and results in a new (partial) assignment of variables
which is consistent with the 2CNF clauses. This
is checked for consistency with the 3CNF clauses
at the end of the loop and the dit variable is set
appropriately before the next iteration is started.

Sequential Algorithm

Each 2CNF clause of the form (a+b) can be
viewed as two implications, a' =>b and b' =>a
(' represents the complement) and an implication graph can be derived. Figure 3 shows the
implication graph for the example circuit. Satisfying the 2CNF terms requires assigning true
and false values to the nodes in the implication
graph so that no node assigned true leads to a
node labeled false. When a true node precedes
a false node in the implication graph, both literals that make up the 2CNF clause are assigned
false and the Boolean difference formula cannot
71

algorithm SAT

algorithm SSAT

_ - - - _ _ _ _ _ _ - _ - - - - --_----- - - - - -
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1

jlimit t i; dir t orw ward;
I Reorder unbound variables in V[i], V[i+l],
V[size(V)-l];l
I
1 loop
1
ifdir = Forward then
I
1
i
#
size(V)
and
V[i]
is
bound
do
while
I
t
I
i tit1
1
1
end;
I
I
i f i = size(V) then exit successftlly end
I
I
V[i] t 0;
I
I
I
i t i+l;
I
I elseifdir = Backward then
I
I
if i < limit then exit unsuccessfhlly end;
I
I
temp t V[i];
t
I
V[i]
t Unbound;
I
I
if temp = 0 then
I
I
I
V[i] t 1;
I
I
else
I
I
i t i-1;
I
I
end
I
I
1
endii
I
1
I
if no clause falsified then dir t Forward
1
I
else dir t Backward
I
I
end
I

V t all Unbound; i t 0; dir t Forward;
-- .- - - - - - - - - 7
lo?, If 2SAT then
I
I
if SSAT then exit successfhlly
I
dir
t Backward
else
---__------------I
‘if-& = Forward then
while i # size(V) and V[i] is bound do
i t it1
end;
if i= sise(V) then exit successfully;
V[i] t 0;
set direct implications of V[i];
i t i+l;
end;
elseif dir = Backward then
if i < 0 then exit unsuccessftlly end;
temp t V[i];
Undo direct implications of V[i];
V[i] t Unbound;
if temp = 0 then
V[i] t 1;
Set direct implications of V[i];
else
i t i-1;
end
endif
if no clause falsified then dir t Forward
else dir t Backward
end
endlwp

...,

-

i

Figure 4: Sequential Algorithm

In the forward direction, the current prefix of
it is necessary to undo the implications of the
bound values is extended by assigning a zero
previous binding of this variable.
value to the first unbound variable in V. AssignThe order of variables in V has great effect on the
ing a zero value to a node implies that all its
performance of this algorithm. Several heurispreceding nodes in the implication graph must
tics, based on the connectivity of the implicaalso be set to zero (a count is kept of how many
tion graph, are given by Larrabee to determine
times each node is forced to a value so that the
this order and it is suggested to switch heuriseffect of the assignment can be correctly undone
tics if a solution is not found within a reasonable
in a later backtracking step). In the backtracktime. However, any ordering based on implicaing direction, the one-value is tried for a variable
tion graph, becomes irrelevant as soon as the curbefore making it unbound and backtracking to
a previous variable in V. Whenever a variable 1 rent assignment of variables becomes a 2SAT splution (since all the constraints stated in the imis changed from a bound to an unbound state,
12
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plication graph are satisfied). Often this would
happen with only a partial binding of variables in
V but as the Lmabee algorithm does not check
for this condition, it continues to use an ordering
of variables beyond its point of usefulness. The
extended algorithm in Fig. 4 reoders the variable as soon as a partial assignment becomes a
2SAT solution. The new ordering is based on
the 3CNF clauses, reduced according to the current assignments. Also, the implication step in
this algorithm is more complex: when a node is
assigned a zero value, its predecessors are forced
to zero as before, and ull the outgoing edges fkom
it are marked 08 deleted (a dual situation occurs
when a node is assigned a one value.)

Parallel Algorithm

The proposed parallel pattern generation scheme
is shown in Fig. 5. The scheme involves concurrency at two levels. At the first level, the solution space of the sequential algorithm described
above is partitioned and each part is assigned
to a group of processors shown connected in the
figure. For example, if there are two groups of
processors, the first group searches for solutions
in which the first variable in the array V is forced
to 0 and the second group looks for a solution in
which this variable is always 1. This is a good
partitioning strategy since the sequential algorithm would not look for the solution space assigned to the second processor until after it has
exhausted the space assigned to the first processor. In general, with 2" processors, we would
partition the solution space based on

For the example circuit, we will show how our
algorithm will generate a test for the fault, line
D stuck at 1. Assume that the variables are
ordered according to the number of edges incident on the corresponding node in the implication graph with ties broken arbitrarily. This
is the first heuristic used by Larrabee. Note
that any of the two literals could be used for
the above computation. The order (X, X1, D,
V1, V2, BD, A, B, C, D1) satisfies the criterion
and will be used for illustration. The assignment X=O forces D=O, V2=0, and C = l but is
not a 2SAT. The next assignment X1=0 forces
D1=0 and V1=0 and together, the first two assignments made by the algorithm constitute a
2SAT, consistent with the 3CNF clauses. Only
the variables A, B, and BD are left unbound at
this point and the boolean difference formula reduces to (A'+B')BD and since the three variables occur with equal frequency, 3SAT does not
change the original order of variables in V. BD=O
leads to falsification of the precondition that BD
should be equal to 1 (and also the 3CNF clause).
So BD=1 is tried followed by A=O in the forward
direction. The 3CNF is completely satisfied at
this point and the resulting test is (X=O, X1=0,
D=O, V1=0, V2=0, BD=l, A=O, B=unassigned,
C=l, D1=0).

Failure

0

_------Failure

T
I

Figure 5 : Parallel pipelined configuration
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assignments to the first n variables. An initial
process can be used to partition search space and
start each group. It is assumed that each SAT
processor has its own images of the implication
graph and the 3CNF clauses to work with. Each
group runs independently until a 3SAT solution
is found by any group.
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